|
Computer Science 2500
Computer Organization
Rensselaer Polytechnic Institute
Spring 2009
|
|
Lecture 14: Building Larger Memory; Memory Parity and Error Correction
Date: Friday, March 20, 2009
- Announcements
- Exam 2 in one week
- digital logic topics to today's memory topics
- same ground rules as exam 1
- bring one sheet of handwritten notes
- I will provide a sheet of building block circuits (details Tuesday)
- Lab 5 Question 2 recap
- Lecture assignment recap
- Building larger memory
- 4 ×8 memory device
- 1k ×8 memory device
- 1KB memory device
- Lab 6 discussion, new due date
- SIMM layout
- Error detection and correction (last topic covered on Exam 2)
Due at the start of class, Tuesday, March 24.
Turn in short answers to these questions. Please turn in a hard
copy (typeset or handwritten are OK). We will discuss these questions
during class, so no late submissions are accepted.
For each of these questions, consider the error detection and
correction scheme discussed in class.
- What 12-bit value would be stored in memory to represent the
8-bit value 0xAB?
- What 8-bit value is represented by the 12-bit value 0x555?
Was an error detected? If so, in which bit?
- What 8-bit value is represented by the 12-bit value 0x557?
Was an error detected? If so, in which bit?